A Platform for Ldpc Code Design and Performance Evaluation
نویسندگان
چکیده
صلاخلا ــ ة : مت ةقرولا هذه يف ءاشنإ يف هدعاسملل مدقتم ماظن بناوج ذيفنتو ميمصت ضرع قتو و مي ءادأ حيحصت تارفش لأا ءاطخ ةليلق لا ةناتم ، ةينبم ىلع ءوفاكتلا رايتخا . موقي امه نيتيسيئر نيتفيظوب ةساردلا هذه يف مدقتملا ماظنلا : 1 ادأ باسحل ةيزاوتملا هاآاحملا ء تارفش حيحصت لأا ءاطخ ةليلق نمزب ةفاثكلا ادج ريصق ةنراقم ةمظنأب ةاآاحملا ةدوجوملا . 2 ةليلق ءاطخلأا حيحصت تارفشو فعضلا قطانم صحف نع ةفاثكلا يرصبلا ضرعلا قيرط ) GUI ( ةرفشلل ةيلخادلا تادحولا ميقل يف ءانثأ تارفشلا كف تايلمع . إ ن تاودأ حيحصت تارفش سايق لأا ءاطخ ةدوجوملا تقو قرغتست ايلاح اً يوط لاً يف ادج قت و مي ءادأ ، هددحملا ميمصتلا تارفش LDPC و ، ةصاخب يف قطانم SNR هبولطملا ةيباسحلا تايلمعلا ةرثآ ببسب كلذو ، ةيلاعلا . لا هذه زواجت مت دقلو ريوطتب ةلكشم ماظن زٍاوتم طاقن للاخ تاباسحلا عيزوتل تاكبش يف ةجلاعملا TCP/IP . دقو ن تلد رابتخلآا جئات نأ ىلع ماظن ةاآاحملا ةجلاعملا طاقن ددعب مجحتي مدقملا . إ ن ةزيملا جاتحي لا هنأ حرتقملا ماظنلل ىرخلأا ةيلمعلا ىلإ لمعلاو ةكبشلا يف ةجلاعملا قاطن يف فقوتلا تارتف نم ةدافتسلاا نكمي لب ةصاخ ةجلاعم مدختسم يلأ ةيفافشب . ةكبش رايتخا مت كلذ ىلع ةولاعو نم نيطايشلا أ لج فشكلا و ةدافتسلاا ناآ ول ىتح ةكبشلا نم كلذ همهملا لثمتتو ،عاطقنا ةلاح يف تارفش ءادأ ليلحت يف مدقملا حرتقملل ةيناثلا ةيسيئرلا LDPC تارفشلا ميمصت يف ةفيعضلا قطانملا صحفو LDPC . مت ضرغلا اذه ىلع لوصحللو لا كولس ضرعل ةقيرط حارتقا LDPC لاب اهضرعو لثم ةفيعضلا قطانملا نع فشكلل اهمادختسا مث نمو تارفشلا كف تايلمع يف تاموسور لاا رايهن " ةيرئادلا دئاصملا " يف رمتسملا نسحتلا نم تارفشلا كف زاهج عنمت يتلا أ ءاطخلا فشآ ءاد .
منابع مشابه
Design of LDPC Decoders for Low Error Rate Performance
Many classes of high-performance low-density parity-check (LDPC) codes are based on parity check matrices composed of permutation submatrices. We describe the design of a parallel-serial decoder architecture that can be used to map any LDPC code with such structure to a hardware emulation platform. High-throughput emulation allows for the exploration of the low bit error rate (BER) region and p...
متن کاملVHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate
In this work, we present a FPGA design and implementation of a parallel architecture of a low complexity LDPC decoder for high data rate applications. The selected code is a regular LDPC code (3, 4). VHDL design and synthesis of such architecture uses the decoding by the algorithm of BP (Believe propagation) simplified "Min-Sum". The complexity of the proposed architecture was studied; it is 63...
متن کاملA Novel Approach to built an Area Efficient Architecture for Block LDPC Codes
Low Density Parity Checker (LDPC) decoder requires large amount of memory access which leads to high energy consumption. The amount of achievable memory bypassing depends on the decoding orders of the layers. The proposed decoder was implemented in TSMC 0.18m CMOS process. Experimental results show that for a LDPC decoder targeting IEEE 802.11n specification, the amount of memory access values ...
متن کاملArchitecture Design and Evaluation of Ldpc Decoder on Tta Based Codesign Environment
High quality digital video transmission requires efficient and reliable data communication over broadcasting channels as there is a risk of data corruption associated during transmission. The near channel performance of Low Density Parity Check Codes (LDPC) has motivated its use in second generation Digital Video Broadcasting (DVB) standards for mobile, cable, satellite and terrestrial channels...
متن کاملInvestigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation
Several high performance LDPC codes have parity check matrices composed of permutation submatrices. We design a parallel-serial architecture to map the decoder of any structured LDPC code in this large family to a hardware emulation platform. A peak throughput of 240Mb/s is achieved in decoding the (2048,1723) Reed-Solomon based LDPC (RS-LDPC) code. Experiments in the low bit error rate (BER) r...
متن کاملImproving the Rao-Nam secret key cryptosystem using regular EDF-QC-LDPC codes
This paper proposes an efficient joint secret key encryption-channel coding cryptosystem, based on regular Extended Difference Family Quasi-Cyclic Low-Density Parity-Check codes. The key length of the proposed cryptosystem decreases up to 85 percent using a new efficient compression algorithm. Cryptanalytic methods show that the improved cryptosystem has a significant security advantage over Ra...
متن کامل